Results 1 to 2 of 2

Thread: error 10327

  1. #1
    Join Date
    May 2018
    Posts
    4
    Rep Power
    1

    Question error 10327

    In this code at the time of compilation a 10327 error shows up. The code is:

    - convertidor BCD a7 segmentos
    library ieee;
    useieee.std_logic_1164.all;


    -- definicion de laentidad


    entity convertidor7is
    port (A: instd_logic;
    B: in std_logic;
    C: in std_logic;
    D: in std_logic;
    adisplay,bdisplay,cdisplay,ddisplay,edisplay,fdisp lay,gdisplayut std_logic);
    end convertidor7;


    -- definicion de lasseņales de entrada / salida


    architecture boleanof convertidor7 is
    signalAn,Bn,Cn,Dn,anda1_out,anda2_out,anda3_out,an da4_out,andb1_out,andb2_out,andb3_out,andb4_out,
    andc1_out,andc2_out,andc3_out,andc4_out,andd1_out, andd2_out,andd3_out,andd4_out,andd5_out,
    ande1_out,ande2_out,andf1_out,andf2_out,andf3_out, andf4_out,andg1_out,andg2_out,andg3_out,andg4_out: std_logic;

    -- fin de definicionde las seņales
    -- inicio deprograma principal


    begin

    An <= not A;
    Bn <= not B;
    Cn <= not C;
    Dn <= not D;



    -- a

    anda1_out <= Cand An;
    anda2_out <= Anand B and D;
    anda3_out <= Bnand Cn and Dn;
    anda4_out <= Aand Bn and Cn;

    adisplay <=anda1_out or anda2_out or anda3_out or anda4_out;



    -- b

    andb1_out <= Anand Bn;
    andb2_out <= Anand Cn and Dn;
    andb3_out <= Anand C and D;
    andb4_out <= Aand Bn and Cn;

    bdisplay<=andb1_out or andb2_out or andb3_out or andb4_out;

    -- c


    andc1_out <= Anand B;
    andc2_out <= Anand D;
    andc3_out <= Bnand Cn and Dn;
    andc4_out <= Aand Bn and Cn;

    cdisplay <=andc1_out or andc2_out or andc3_out or andc4_out,

    -- d


    andd1_out<= An and C and Dn; --- here is the error
    andd2_out <= Anand Bn and C;
    andd3_out <= Bnand Cn and Dn;
    andd4_out <= Aand Bn and Cn;
    andd5_out <= Anand B and Cn and D;

    ddisplay <=andd1_out or andd2_out or andd3_out or andd4_out or andd5_out;

    -- e

    ande1_out <= Anand C and Dn;
    ande2_out <= Bnand Cn and Dn;


    edisplay <=ande1_out or ande2_out;

    -- f


    andf1_out <= Anand B and Cn;
    andf2_out <= Anand Cn and Dn;
    andf3_out <= Anand B and Dn;
    andf4_out <= Aand Bn and Cn;

    fdisplay <=andf1_out or andf2_out or andf3_out or andf4_out;

    -- g


    andg1_out <= Anand C and Dn;
    andg2_out <= Anand Bn and C;
    andg3_out <= Anand B and Cn;
    andg4_out <= Aand Bn and Cn;

    gdisplay <=andg1_out or andg2_out or andg3_out or andg4_out;

    end bolean;

    the error states:



    Error(10327): VHDL error at BCD7SEG.vhd(61): can't determine definition ofoperator ""<="" -- found 0 possibledefinitions

    Could anybody help me? A do not see why

    Thanks

  2. #2
    Join Date
    May 2013
    Posts
    840
    Rep Power
    1

    Default Re: error 10327

    You have a comma at the end of the previous line instead of a semicolon.

Similar Threads

  1. Error 10327 confusion
    By andeeh in forum Quartus II and EDA Tools Discussion
    Replies: 8
    Last Post: December 8th, 2013, 12:44 PM
  2. Replies: 2
    Last Post: March 29th, 2013, 10:26 AM
  3. Replies: 4
    Last Post: November 5th, 2012, 09:08 PM
  4. Help!:Error (10327)
    By celestine in forum Quartus II and EDA Tools Discussion
    Replies: 8
    Last Post: August 16th, 2011, 08:22 PM
  5. Error 10327: Can't determine definition of operator "+"
    By BananaYanana in forum Quartus II and EDA Tools Discussion
    Replies: 6
    Last Post: November 17th, 2010, 05:57 PM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •