Results 1 to 2 of 2

Thread: How to purge warning message while systhesyzing dual-port rom wrote by systemverilog?

  1. #1
    Join Date
    May 2016
    Posts
    27
    Rep Power
    1

    Default How to purge warning message while systhesyzing dual-port rom wrote by systemverilog?

    Hello, everyone!
    I want to use a dual-port rom in my design, and initialize it with datas which depends on user specified parameter in code. So the IP core named lpm_rom couldn't be used because it could only be initialized through a .mif file generated before coding.
    I copied the template code of 'True dual-port rom' from Verilog category of QuartusII's code-templates, and put them with my changing into a file named "dual_port_rom.sv" for testing, just like this:
    Code:
    module dual_port_rom #(parameter DATA_WIDTH = 8, ADDR_WIDTH = 8) (
        input [ADDR_WIDTH-1:0] addr_a, addr_b
        input clk,
        output reg[DATA_WIDTH-1:0] q_a, q_b
    );
        // Declare the ROM variable
    
    
        (* romstyle = "M-RAM" *) reg[DATA_WIDTH-1:0] rom[2**ADDR_WIDTH-1:0];
    
    
        // Initialize the ROM with loop
        intial begin
            for (int i = 0; i < 2**ADDR_WIDTH; i++)
                rom[i] = (DATA_WIDTH)'(i);
        end
        
        always @(posedge clk)
        begin
            q_a <= rom[addr_a];
            q_b <= rom[addr_b];
        end
    endmodule
    But when I synthesis it as a top module, the Quartus II reports three warning message:
    Code:
    Net "rom.data_a" at dual_port_rom.sv(8) has no driver or initial value, using a default initial value '0'
    Net "rom.waddr_a" at dual_port_rom.sv(8) has no driver or initial value, using a default initial value '0'
    Net "rom.we_a" at dual_port_rom.sv(8) has no driver or initial value, using a default initial value '0'
    In the Hirachy window of Quartus II, I found that the synthesis tool had implemented this module with a core named "altsyncram".
    The question is: I didn't declare any port for writing function, and even any port named with the name listed in warning message, why does the synthesis tool report those three warning? How can I purge them?

  2. #2
    Join Date
    Mar 2017
    Posts
    2
    Rep Power
    1

    Default Re: How to purge warning message while systhesyzing dual-port rom wrote by systemveri

    altsyncram has a parameter OPERATION_MODE that could be changed to "ROM". This makes those three ports not available and no warning will be reported.

Similar Threads

  1. Replies: 7
    Last Post: June 8th, 2014, 06:14 PM
  2. warning message
    By alaaayed in forum General Altera Discussion
    Replies: 2
    Last Post: March 25th, 2010, 07:50 AM
  3. Weird warning message
    By hygren in forum Quartus II and EDA Tools Discussion
    Replies: 2
    Last Post: November 18th, 2009, 08:29 AM
  4. cyclone II : dual port dual clock memory possible?
    By RRRED in forum General Altera Discussion
    Replies: 4
    Last Post: August 3rd, 2008, 11:56 PM
  5. Quartus' own Single Port RAM template infers Dual Port RAM with pass-through logic
    By tommythorn in forum Quartus II and EDA Tools Discussion
    Replies: 7
    Last Post: December 7th, 2007, 02:21 PM

Tags for this Thread

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •