View Full Version : SoC Device Discussion

Pages : [1] 2 3

  1. Altera SoC: What is "Peripheral FPGA Clocks" for?
  2. Cyclone V SoC - Shared Memory Controller
  3. Cyclone V SX Component for Altium Schematic Design
  4. !!!! Read Me !!!!
  5. How can i check the arm frequency inside the cyclone V?
  6. USB DMA transfter stopped for Altera Cyclone V.
  7. USB port unexpected disabled for Altera Cyclone V
  8. Cyclone V - Interrupt Handling
  9. Changing the device tree blob
  10. Accessing HPS Pins
  11. Question about the FPGA 10/100 Ethernet (FPGA)
  12. Pain or no pain with Cyclone V Integrated ARM?
  13. Quartus SoC Compiler Warnings
  14. Altera / Softing EtherCAT solution
  15. Fun or no fun with Cyclone V Integrated ARM processors?
  16. preloader make problem: socfpga_cyclone5_config, Error 2
  17. FPGA2SDRAM Address Space Size
  18. Cyclone V SoC AHB BUS
  19. Booting linux with ECC enabled on SoCkit
  20. Cyclone V SoC Dev Kit PCIe End Port Example
  21. FPGA Hard Memory Controller
  22. Questions about the boot from the QSPI Flash.
  23. How to Program Cyclone V SoC Dev Kit EPCQ256
  24. Device Tree generator: where is the board info xml for EBV SoCrates board?
  25. HPS clock peripherals, specifically CAN
  26. Cyclone V SoC HPS2FPGA AXI Master - How to enable?
  27. An all-in-one Software Defined Radio platform
  28. Controlling HPS EMAC from FPGA Fabric (Nios II)
  29. how can I use HSP GPIO interrupt
  30. Video output for SoC
  31. How to write(or read) soft IP registers with ARM DS-5?
  32. Cyclone V HSMC Lvds differential pairs direction
  33. Full rate PHY selection
  34. Problem with the ARM DS-5 Debugger
  35. GHRD interrupts
  36. How to boot baremetal code from sd card
  37. Two Independent Ethernet MAC on Cyclone V SoC?
  38. Looking for Cyclone V SoC Project that performs Transceiver Loopback using HPS
  39. SoCKit HSMC SATA Compatibility
  40. Dual rank DDR3 device
  41. Output snapshot from interval timer? What and where should I write to capture it?
  42. Help needed in selection of FPGA for WLAN design
  43. DMA interrupts in HPS: how to?
  44. Can't access hps uart peripheral
  45. Pls Help!! Using DE2 board to implement multicore(can't fit design)
  46. Accessing UART peripheral of Hard Processor System (HPS) in Cyclone V SoC
  47. Error 129001 Compiling HPS Component
  48. Quartus Web Edition and Altera IP
  49. DDR3 SDRAM Qsys Sequencer
  50. using axi bridge
  51. HPS Gbit PHY access from FPGA
  52. USB OTG port Cyclone 5 Altera Linux - mouse doesn't power on
  53. Cyclone V SoC General Purpose I/O
  54. HPS Register definitions
  55. Unable to generate hps_isw_handoff folder
  56. HPS frequency
  57. Cyclone V - How to split DDR3 memory for HPS and FPGA?
  58. Problem when download FPGA SRAM OBJECTIVE FILE.
  59. Watchdog Problems with Cyclone V soc
  60. Cyclone V Soc Sample Code
  61. EMAC in FPGA
  62. Cyc V-SOC Dev-Board LVDS with different clocks via HSMC-Connector
  63. Using Fpga to HPS bridge
  64. Hsmc lcd
  65. HSMC loopback adapter makes JTAG unusable
  66. Please help me for communication between FPGA and desktops computer
  67. stmmac_dvr_probe: warning: cannot get CSR clock
  68. Connect TSE MAC to HPS
  69. FPGA to HPS SDRAM Interface
  70. PLL lock problem
  71. Arrow SocKit - Cyclone V SOC 5csxfc6d6f31c8e: Does not match physical device
  72. How to load FPGA from sd card without MAX_LED on?
  73. using the FPU on Cortex A9
  74. HPS2FPGA bridge throughput
  75. usb camera can not capture 640*480 image
  76. hps in qsys
  77. Cyclone III BGA Stencil
  78. descriptors for Ethernet Media Access Controller Initialization
  79. steps required to get a tcp/ip stack running on hps
  80. Altera INK w/ Softing EtherCAT ip core
  81. Cyclone V SoC HPS2FPGA AXI : processor hangs on non 64 bit aligned reads
  82. Problems building Preloader
  83. Cyclone V GX series (5CGXFC4C6F23I7N) Datasheet
  84. How to enable dual core cortex A9 mode of Cyclone V?
  85. External Interface-like connection HPS to FPGA
  86. 5CEBA2F17C8N layout
  87. HPS+PCIe project(Quartus II 13.1 64 bit),compile design--Assembler error
  88. Choosing appropriate parameters to dynamically reconfigure the PLL in Cyclone IV
  89. SoCrates boot problem with custom preloader
  90. AXI read channel - signal rlast "missing"
  91. How to download code to ARM processor from the command line
  92. CoreSight ETR (Embedded Trace Router) readable from Linux
  93. DDR3 Calibration failure - Vref Incorrect?
  94. MAC Address changes on reboot
  95. Ethernet Access to linux through FPGA
  96. SPI peripheral on HPS
  97. Cyclone 5 SE SoC FPGA Hard DDR3 MEMORY INTERFACE - timing closure
  98. DS-5 debug configuration
  99. How to write data from PC to Flash memory (not using de0 control panel)
  100. Released: A Linux + FPGA jump-start kit for SoCKit
  101. Looking for I2C drivers info for the Arrow SoCkit.
  102. Altera EP1C12Q240C8 model for Multisim database or Altium Designer?
  103. Adding packages to Yocto build
  104. CAN support on Arrow Cyclone SoC kits
  105. Starter Kit for cyclone 5 soc
  106. Altera-gpio interrupts?
  107. How to install tcpdump on SocKit development board?
  108. Interfacing DCFIFO with SGDMA (AVALON-ST)
  109. Cannot find USB Blaster
  110. Configuring DHCP and DNS for the Arrow Cyclone SocKit board
  111. NIOSII using the FPGA-to-HPS SDRAM Bridge via Address Span Extender
  112. Generating a new device tree blob.
  113. Using full memory of Cyclone V
  114. When creating a SD card image, put own code there
  115. Cyclone IV total embedded memory size
  116. Clearing the read and write pointer; DCFIFO
  117. Getting VGA to work on Arrow SoCKit
  118. Keeping dts/dtb in sync with latest kernel ( sopc2dts, boardinfo xml)
  119. Does User clock frequency in QSYS for HPS-to-FPGA clock work?
  120. sequencer.c
  121. Arrow Cyclone V SoC problem with preloader
  122. Using the JTAG pin headers on Arrow SoCKit
  123. SOPC/QSYS connect 32 bits avalon slave to a 8 bits SRAM
  124. DS-5 Debug error: Unable to connect to the device
  125. HSMC board flash LED from Linux
  126. Cyclone 5 SoC Altium Library
  127. Doc/Tutorial for using Qsys to build HPS system?
  128. How to configure HPS in Qsys so it works with Linux supplied with kit?
  129. Unaligned access when trying to reach AXI-LW from U-Boot
  130. Error - AXI Master BFM: mgc_axi_slave.sv not supported for Quantum synthesis
  131. USB & EMAC I/O options
  132. arrow sockit hps_gpio example on eclipse
  133. FPGA-to-HPS SDRAM Interface blocks whole HPS
  134. boot windows ce or other kind of windows os on DE1-SOC or arrow sockit
  135. Modification of HelloWorld-Baremetal-ARMCC Example fails
  136. Baremetal examples which uses u-boot doesnt work
  137. Flash programming problem
  138. Flash CFI in SoPC Builder
  139. DE0 CycloneIII development board
  140. How to let FPGA get access to HPS pins
  141. Building U-Boot and kernel
  142. cyclone v soc (digital photo frame)
  143. Difficulty reading into FPGA SDRAM from HPS
  144. Programming the HPS
  145. Interrupt Problem over HLGPI
  146. How to access fpgamgrregs/gpi registerfrom FPGA fabric?!?
  147. Booting Linux from SD card on SoCKit
  148. Makefile:200:*** target pattern contains no '%'. Stop
  149. unhosted baremetal boot
  150. Multi Touch LCD Interface with Arrow SoCKit
  151. Build a shared library for DS5
  152. Porting Custom Code on SD
  153. Arria v SoC FPGA frequency
  154. how to design private IP based on qsys
  155. Reprogramming the fpga at runtime from hps.
  156. Write to HPS OnChip Memory from FPGA
  157. How/where to get started?
  158. How to write data into DDR3 SDRAM-HPS!
  159. How to download " High definition video reference design (UDX6)"
  160. arm-linux-gnueabihf-gcc command not found
  161. Embedded Command Shell 13.0sp1 Problem!!
  162. ATLAS Optimised Libraries
  163. Cyclone V I2C0 intialization...?
  164. Open CV Library!
  165. sopc2dts
  166. SoC for Tablet design
  167. Adding interrupts toa new QSys component
  168. SoC for Tablet design
  169. SOC EDS - C standard library not found during preloader uboot build
  170. help!how to deal with my irq with f2hirq based on altera soc?
  171. Cyclone V HPS register bits used for the Speed grade identification
  172. Read data DDR3 SDRAM/ FPGA from HPS?
  173. Error with ARM fromelf tool
  174. SoC Cyclone V example design : error->hierarchical path is too long
  175. Ethernet interface based on ARM HPS
  176. partition reconfiguration---unsupported compiler-gnerated partition
  177. Cyclone V GPIO interrupt can not work under low level-trigger mode
  178. Booting a bare metal application from QSPI flash
  179. How to using SDI megacore function - Cyclone V GT FPGA Development Kit
  180. Preloader and bare metal application run
  181. Replacing BootROM -- may this ?
  182. How to Run/Port ARM Code on Altera Cyclone V SOC Dev Board
  183. FPGA2HPS Bridge Bandwidth Issue
  184. SD Hotplug support in Altera Cyclone V SoC
  185. not able to detect any instance for core < hps_sdram_p0 >
  186. Can not ping to the host
  187. Gate functions dont work correctly on FPGA
  188. Regarding Cyclone5 SOC Hello World Code Design Flow
  189. Bare Metal Preloader / Register Documentation
  190. HWLIB and Quad SPI Flash Controller
  191. With the Cyclone V SoC, how can I use the FPGA fabric to access the HPS DMA?
  192. Configuring a NIOS II / SDRAM from the HPS
  193. Beginners Questions on Qsys Integration
  194. Arrow SoCKit for HD Video Output
  195. error when Debag Cycline M SoC in DS-5
  196. FPGA to HPS Bridge access
  197. Ethernet not work with Linux on HPS
  198. USB Hub issue
  199. flash memory with system console
  200. Quartus .SOF Missing
  201. FPGA 2 SDRAM bridge reference
  202. skbuff: skb_over_panic on Cyclone V: SoC ARM (SocKit) board
  203. Unhosted BareMetal ld choice
  204. Interrupts on BareMetal Design
  205. Compile problems of altera sample application
  206. AXI or Avalon MM
  207. How to access FPGA Manager's Input & Output ?
  208. download/run executable without eclipse
  209. Upgrading Arm Linux Kernel from 3.7 to 3.13
  210. Altera examples for CV and AV kits
  211. To handle interrupt from FPGA PB
  212. Bare-Metal vs RTOS for advanced control systems - Cyclone V SX
  213. To calculate number of Interrupt Priority Registers (ICDIPRn)
  214. how to affiliate application with certain cpu core
  215. jtagmaxprog not found in Quartus 13 or 14 for Cyclone SoC
  216. FPGA-CTI trigger to STM
  217. HPS Memory Mapping
  218. TrustZone prevents access to CoreSight
  219. A problem when building preloder image file
  220. HPS BareMetal EMAC driver
  221. QSPI Flash vs SD-Card - HPS flash memory
  222. Power sharing - FPGA & HPS power supply
  223. Where to find the documentation explaining some hps I/O function?
  224. JTAG Chain HPS and FPGA - Excluding HPS or FPGA via Jumpers - Cyclone V SoC
  225. Configure FPGA dynamically at run-time
  226. How to craete a 1 microsecond interval Timer of HPS ?
  227. Memory mapping of PTM , CTI-0, CTI-1 for ARM A9 in altera SOC
  228. Quartus 14.0 Clock generation
  229. DS-5 debug stop command
  230. Arrow SoCKit, how to read USB device?
  231. Cyclone V - Counter not counting correctly
  232. Power Consumption Cyclone SXF - U23 vs F31 Package
  233. Cyclone V SoCKit "Device Not Detected" in SIgnal Tap
  234. Cyclone V Altera PLL Can't do 100 MHz.
  235. DS-5 debug problem!
  236. Sources for using USB 2.0 OTG Controller
  237. Output port "lvds_clk" at altera_pll.v(295) has no driver
  238. issues in running CycV_SoC with DDR3 RAM on Dev_Kit
  239. Soc EDS fail to connect to usb blaster
  240. Problem with Embedded Command Shell 13.0sp1
  241. Create Interupt from HPS to NIOS II
  242. DE2i-150 with LCD Multitouch
  243. USB Peripheral Mode
  244. Arria V SOC clock sources
  245. Cyclone I (EP1C20) device library for Quartus II v13.1
  246. The problem of Altera-SoCFPGA-HardwareLib-Unhosted-CV-GNU!
  247. Does the default HPS preloader/u-boot disable L1 and L2 cache?
  248. Problem: JTAG_CLIENT.DLL missing, DE0_Nano_ControlPanel on Windows 8.1, Quartus II 14
  249. Missing FPGA LEDs
  250. User's Experience using the Cyclone V ARM HPS?